

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
7 October 2004 (07.10.2004)

PCT

(10) International Publication Number  
**WO 2004/086491 A1**

(51) International Patent Classification<sup>7</sup>: **H01L 21/336**

(21) International Application Number:

PCT/GB2004/000928

(22) International Filing Date: 5 March 2004 (05.03.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
10/249,295 28 March 2003 (28.03.2003) US

(71) Applicant (for all designated States except US): INTERNATIONAL BUSINESS MACHINES CORPORATION [US/US]; New Orchard Road, Armonk, New York 10504 (US).

(71) Applicant (for MG only): IBM UNITED KINGDOM LIMITED [GB/GB]; Po Box 41, North Harbour, Portsmouth, Hampshire PO6 3AU (GB).

(72) Inventors; and

(75) Inventors/Applicants (for US only): NARASIMHA, Shreesh [US/US]; 25c Van Horn Circle, Beacon, New York 12508 (US). O'NEIL, Patricia [US/US]; 1 Fieldstone Court, Newburgh, New York 12550 (US).

(74) Agent: WILLIAMS, Julian, David; IBM United Kingdom Limited, Intellectual Property Law, Hursley Park, Winchester, Hampshire SO21 2JN (GB).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Published:**

— with international search report

[Continued on next page]

(54) Title: CMOS INTEGRATION FOR MULTI-THICKNESS SILICIDE DEVICES



(57) Abstract: The present invention relates to a Complementary Metal Oxide Semiconductor (CMOS) device having a lower external resistance and a method for manufacturing the CMOS device. The inventive MOSFET is produced by forming first silicide regions in a substrate as well as atop surface of a gate region and forming second silicide regions where second silicide thickness is greater than the first silicide thickness. The inventive method produces a low resistance first silicide in close proximity to the channel region of the device, where the incorporation of the first silicide decreases the external resistance of the device while the incorporation of the second silicide produces low sheet resistance interconnects.

WO 2004/086491 A1



*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

## CMOS INTEGRATION FOR MULTI-THICKNESS SILICIDE DEVICES

## BACKGROUND OF THE INVENTION

5

Field of Invention

The present invention relates to semiconductor devices and methods of fabricating semiconductor devices, and more particularly to an improved Complementary Metal Oxide Semiconductor (CMOS) device with a lower external resistance and a method for fabricating the improved CMOS device.

Description of the Prior Art

An important property of high performance semiconductor devices is the ability to conduct electricity. Current is inversely related to resistance. Traditionally, increasing the cross section of the semiconducting material; shortening the length for the electron path; increasing the voltage; or decreasing the resistivity of the semiconducting material can all decrease resistivity and increase electron flow through electrical devices.

In order to be able to make integrated circuits (ICs), such as memory, logic, and other devices, of higher integration density than currently feasible, one has to find ways to further downscale the dimensions of field effect transistors (FETs), such as metal-oxide-semiconductor field effect transistors (MOSFETs) and complementary metal oxide semiconductors (CMOS). Scaling achieves compactness and improves operating performance in devices by shrinking the overall dimensions and operating voltages of the device while maintaining the device's electrical properties.

Additionally, all dimensions of the device must be scaled simultaneously in order to optimize electrical performance of a device.

One of the primary challenges to MOSFET scaling is lowering the device's external resistance ( $R_{ext}$ ), also known as source/drain resistance. External resistance is the sum of all of the resistance values in a MOSFET device except for channel resistance. The external resistance is attributed to doping and diffusion of the wafer as well as the silicidation process. When scaling MOSFET devices, and if the device gate-length and the gate oxide thickness are reduced and the external resistance is held constant, then the performance benefits achieved through scaling will be limited.

In conventional MOSFET designs, as depicted in Figure 1, a gate region 5 is formed atop a Si-containing substrate 10. The gate region 5 includes a gate silicide 4 atop a gate conductor 3, which is positioned atop a gate dielectric 2. The Si-containing substrate 10 includes deep source/drain regions 6, source/drain extensions 7, thick silicide contacts 8, and a channel region 9. The source/drain extensions 7 partially extend under the gate region 5. The electron path W1, through which the current of electron flow to reach the silicide region 8 begins at the end of the source/drain extensions 7 abutting the channel region 9 and extends to the thick silicide region 8. Decreasing the dimensions of the electron path W1 increases the performance of the device. Therefore, it would be desirable to decrease the electron path W1 by decreasing the distance between the silicide region and the end of the source/drain extension regions 7 abutting the channel region 9.

Utilizing current MOSFET designs, the electron path W1, i.e., path of current through the source/drain extension region 7 prior to reaching the low-resistance thick silicide 8, is on the order of 60 nm. In conventional MOSFET designs, the thick silicide 8 cannot be brought closer to the channel for the following reasons:

First, conventional MOSFET designs utilize thick silicide layers for reducing the sheet resistance between the devices incorporated in the chip's design. The thicker the silicide, the greater the cross-section of the interconnect, resulting in a low resistance/high current interconnect. Thick silicides form into the substrate in both horizontal and vertical directions during anneal processing steps and therefore must have appropriate spacing away from the extension edge at the channel-end tip and the extension edge at the bottom of the junction.

For example, when utilizing cobalt for silicidation, a 5-10 nm deposited Co layer will diffuse to a depth of approximately 20-40 nm and will also diffuse laterally. Thick silicide regions can give rise to a substantial degree of interface roughness, which can lead to punch-through of the thin extension junctions. Punch-through can lead to excessive level of junction leakage. The above limit on how close a silicide may be brought to the channel without statistical failure or penalty in yield is a fundamental integration constraint for the conventional MOSFET.

Second, in order to bring the silicide closer to the channel region 9, the final spacer width must be reduced, decreasing the distance between the deep source/drain regions 6 and the channel region 9. Decreasing the

proximity between the deep source/drain regions 6 and the channel region 9 increases the interaction between the deep source/drain regions 6 and the channel region 9 resulting in increased short channel effects. Short channel effects are well known to those skilled in the art as a decrease in threshold voltage,  $V_t$ , due to electrical charge sharing between the gate and the source drain regions, resulting in degradation of the devices ability to control whether the device is on or off.

It would be desirable to provide a MOSFET device that has a minimized external resistance.

#### Summary of the Invention

The present invention provides a MOSFET device that has a low external resistance and a method for producing such a low external resistance MOSFET device. Conventional device designs have an external resistance on the order of 200-300 ohm-micron for NFET devices. The inventive MOSFET has a low external resistance that is about 10% to 50% less than conventional designs. The inventive MOSFET device also incorporates low sheet resistance interconnects. In high performance chip designs, it is desirable to produce low external resistance devices incorporating low resistance contacts for interconnects between the devices incorporated within the chip. The inventive MOSFET device achieves a low external resistance through the application of a first and second silicide region where the first silicide region is of a lesser thickness than the second silicide region and is in close proximity to the channel region of the device. First silicide regions are thinner than conventional silicide regions and therefore avoid the disadvantages inherent in spacing conventional silicides in close proximity to the channel region. Second silicide regions have a greater thickness than first silicide regions and provide low sheet resistance interconnects for the devices incorporated within the chip.

The first silicide region, can be brought to within about 2 nm to about 15 nm of the source/drain extension tip at the channel end. This is much closer than the distance used in conventional MOSFET designs, which is on the order of approximately 60 nm. The first silicide region is of a lower resistance than the source/drain extension regions. By incorporating the first silicide into the source/drain extension region, the external resistance of the device of the present invention is reduced by the difference between the resistance of the source/drain extension region and the first silicide region.

In broad terms, the method of the present invention comprises the steps of:

forming a gate region atop a surface of a substrate;

5 forming first spacers with a first spacer width on sidewalls of the gate region;

forming first silicide regions having a first silicide thickness in the substrate as well as atop an exposed surface of the gate region;

10 forming second spacers with a second width greater than the first spacer width on the substrate, wherein second spacers protect the first silicide region in the substrate; and

15 forming second silicide regions in said substrate and atop said surface of the gate region, where the second silicide has a thickness that is greater than the first silicide thickness.

One embodiment of the present invention is directed to a method for producing a low resistance N-type doped Field Effect Transistor (NFET) device. Doping a Si-containing substrate with a group V element of the Periodic Table of Elements typically produces an NFET device. When producing a low resistance NFET device incorporating first silicide regions, predoping of the gate can be implemented. Following gate pre-doping, a second implant forms source/drain extension regions. Finally, deep source/drain regions are formed using a further implant.

A second embodiment of the present invention is directed to a method for producing a low resistance P-type doped field effect transistor (PFET) device. PFET devices are typically produced within Si-containing substrates by doping the substrate with a group III-A element of the Periodic Table of Elements. In addition to producing low resistance PFET devices incorporating first silicide regions using one implant for the source/drain extensions and a second implant for the deep/source drain regions, it is possible to produce both the source/drain extensions and the deep source/drain regions using a single implant.

Another aspect of the present invention relates to a low resistance MOSFET produced using the method of the present invention. In broad terms, the inventive low resistance MOSFET comprises:

40 a substrate comprising a first silicide region with a first silicide thickness and abutting a second silicide region with a second silicide thickness, wherein the second silicide thickness is greater than the first silicide thickness;

a patterned gate region atop the substrate;

first spacers abutting sidewalls of said pattern gate region having a first spacer width; and

second spacers abutting sidewalls of the first spacers, said second spacers having a second spacer width greater than the first spacer width, wherein the second spacers are positioned atop and are self-aligned to said first silicide region.

#### Brief Description of the Drawings

Figure 1 is a pictorial representation (through a cross-sectional view) showing a conventional MOSFET device incorporating thick silicide regions spaced approximately 60 nm from the channel region.

Figure 2 is a pictorial representation (through a cross-sectional view) of the inventive MOSFET device incorporating a thin silicide region in close proximity to the channel region.

Figure 3(a)-(h) are pictorial representations (through a cross-sectional views) showing the basic processing steps that are employed in one embodiment of the present invention. In the illustrated embodiment, a NFET device incorporating a thin silicide region in close proximity to the channel region is produced.

Figure 4(a)-(g) are pictorial representations (through cross-sectional views) showing the basic processing steps that are employed in another embodiment of the present invention. In the illustrated embodiment, a PFET device incorporating a thin silicide region in close proximity to the channel region is produced.

#### Detailed Description of the Invention

The present invention, which provides a method of fabricating a low external resistance MOSFET device as well as the MOSFET structure formed by the inventive method, will now be described in more detail by referring to the drawings that accompany the present application. It is noted that in the accompanying drawings, like reference numerals are used for describing like and corresponding elements.

Reference is first made to Figure 2, which depicts the MOSFET device of the present invention. The inventive MOSFET device, includes a first silicide region 11 having a first silicide thickness T1, and a second silicide region 12 having a second silicide thickness T2, where the second

silicide thickness  $T_2$  is greater than the first silicide thickness  $T_1$ . The inventive MOSFET device also includes a gate region **5** positioned atop a substrate **10**. The gate region **5** includes a gate dielectric **2**; a gate conductor **3** having sidewalls protected by an oxide layer (not specifically labeled) positioned atop the gate dielectric **2**; and a gate silicide **4** positioned atop the gate conductor **3**. The substrate **10** includes deep source/drain regions **6**, source/drain extensions **7**, first silicide regions **11** and second silicide regions **12**. First spacers **14**, having a first spacer width  $W_2$ , abut the gate region **5**. Second spacers **15**, having a second spacer width  $W_3$  greater than first spacer width  $W_2$ , are formed atop and self-aligned to the first silicide regions **11** as well as abutting first spacers **14**.

Second silicide regions **12** function as low resistivity contacts incorporated into chip designs requiring low sheet resistance interconnects. The first silicide regions **11** allow for low resistivity silicide to be positioned closer to the channel region **9** of the device. By incorporating first silicide regions **11**, the electron path  $W_4$  through which current flows before reaching low resistivity silicide can be reduced to less than about 20 nm, more preferably less than about 5 nm.

Another aspect of the present invention includes the method for producing the inventive MOSFET device incorporating first and second silicide regions. Reference is made to the embodiment shown in Figures 3(a)-3(h). In the present invention, a low external resistance NFET is produced by incorporating a first silicide region **11**, having a thickness of the order of about 2 nm to about 15 nm, in close proximity to the channel region **9** of the device.

Referring to Figure 3(a), a patterned gate region **5** is formed atop a substrate **10** utilizing conventional methods including deposition and lithography. The pattern gate region **5** includes a gate conductor **3** positioned atop a gate dielectric **2**. The substrate **10** includes, but is not limited to: any semiconducting material such conventional Si-containing materials, GaAs, InAs and other like semiconductors. Si-containing materials include, but are not limited to: Si, bulk Si, single crystal Si, polycrystalline Si, SiGe, amorphous Si, silicon-on-insulator substrates (SOI), SiGe-on-insulator (SGOI), annealed poly Si, and poly Si line structures. Layered semiconductors such as Si/Ge are also contemplated herein.

The gate dielectric 2, formed atop the substrate 10, is typically an oxide material and is generally greater than .8 nm thick, and preferably about 1.0 nm to about 1.2 nm thick. The gate dielectric 2 may also be composed of a nitride, oxynitride, or combination thereof, with and without the oxide material. The gate dielectric 2 is formed using conventional techniques such as chemical vapor deposition (CVD), atomic layer CVD (ALCVD), pulsed CVD, plasma assisted CVD, sputtering, and chemical solution deposition, or alternatively, the gate dielectric 2 is formed by a thermal growing process, which may include oxidation, oxynitridation, nitridation, and/or plasma or radical treatment. Suitable examples of oxides that can be employed as the gate dielectric 2 include, but are not limited to: SiO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>, ZrO<sub>2</sub>, HfO<sub>2</sub>, Ta<sub>2</sub>O<sub>5</sub>, TiO<sub>2</sub>, perovskite-type oxides and combinations and multi-layers thereof. The gate dielectric 2 can be in either amorphous, polycrystalline, or epitaxial form.

The gate conductor 3 can be comprised of polysilicon or an appropriate metal. The gate conductor 3 is formed atop the gate dielectric 2 utilizing a conventional deposition process such as CVD and sputtering.

After forming gate dielectric 2 and gate conductor 3, the patterned gate region 5 is formed utilizing conventional photolithography and etching. Specifically, a pattern is produced by applying a photoresist to the surface to be patterned; exposing the photoresist to a pattern of radiation; and then developing the pattern into the photoresist utilizing a conventional resist developer. Once the patterning of the photoresist is completed, the sections covered by the photoresist are protected, while the exposed regions are removed using a selective etching process that removes the unprotected regions. Following the formation of the patterned gate region 5, a protection oxide layer is formed about and protecting the patterned gate region 5. The protection oxide layer is produced by thermal oxidation of the gate region 5.

A pre-doping of the gate conductor 3 may be performed at this point of the present invention. Predoping of the gate conductor allows for the utilization of elements with high diffusion rates, while avoiding diffusion of the implanted elements from the source/drain regions 6 into the channel region 9 of the device that increase the incidence of short channel effects. When producing a NFET device, phosphorus predoping of the gate conductor 3 is preferred, for its high diffusion rate, but must be implemented in a pre-dope of only the gate region 5 in order to avoid channel effects within the substrate 10. Pre-doping is utilized to avoid applying the heavy dose/fast diffusing species required in the gate region

9 from being applied to the source/drain region 6 where it will encroach  
into the channel region 9 and produce a short channel effect. The  
pre-dope may be conducted during deposition of the gate conductor material  
prior to patterning and etch; after etching of the gate conductor 3; or  
5 in-situ. A typical gate implant dose range is from about  $5 \times 10^{15}$  atoms/cm<sup>2</sup>  
to about  $2 \times 10^{16}$  atoms/cm<sup>2</sup>, with an optimal dose of about  $8 \times 10^{15}$  atoms/cm<sup>2</sup>.  
The implant energy is kept substantially low to prevent penetration of  
implanted species into the substrate 10. If the protection oxide layer is  
10 present, the implant energy should be substantially large to allow for ion  
penetration into the gate conductor 3. A typical implant energy range is  
from about 1 to about 20 keV, with an optimal energy of approximately 12  
keV. Implant dopants may be type III-A elements or a type V elements.  
Implant energies depend on the species being implanted, the above  
described implant energies are most suitable for phosphorous.

15 An optional block-mask can be used prior to implantation to pre-select the  
substrate area for gate conductor doping with one dopant type. The  
block-mask application and implantation procedure can be repeated to dope  
selected gate conductors with different dopant types.

20 Referring to Figure 3(b), source/drain extension regions 7 are formed in  
substrate 10 and partially extend under the gate region 5. Source/drain  
extension regions 7 are formed via ion implantation and comprise a  
combination of normally incident and angled implants to form the desired  
25 grading in the extensions. For producing NFET devices arsenic, as opposed  
to phosphorus, is preferred in order to avoid short channel-effect  
degradation caused by source/drain encroachment into the channel region  
that occurs when utilizing implant elements with a high rate of diffusion.  
Although arsenic implants are preferred, other group V elements utilized  
30 to form NFET devices may be incorporated into the inventive method, also  
including phosphorus and antimony. Implant energies for forming  
source/drain extension regions 7 are typically: from about 1 keV to about  
5 keV, preferably about 3 keV, for arsenic; from about 1 keV to about 7  
keV, preferably about 4 keV, for BF<sub>2</sub>; and from about 1 keV to about 2 keV,  
35 preferably about 1 keV, for boron. These implants are typically carried  
out using a low concentration of dopant dose on the order of  $5 \times 10^{14}$   
atoms/cm<sup>2</sup>-  $2 \times 10^{15}$  atoms/cm<sup>2</sup>, preferably about  $1 \times 10^{15}$  atoms/cm<sup>2</sup>.

40 Following source/drain extension region 7 implants, first spacers 14 are  
formed abutting the gate region 5 as depicted in Figure 3(c). First  
spacers 14 are formed using conventional deposition and etch processes  
that are well known in the art. First spacers 14 have a first spacer

width  $W_2$  of preferably from about 3 nm to about 40 nm; more preferably about 5.0 nm to about 20.0 nm; even more preferably from about 7.0 nm to about 15.0 nm; and most preferably about 10 nm. First spacer width  $W_2$  is less than second spacer width  $W_3$ . First spacer 14 may be comprised of a dielectric material such as a nitride. The first spacer 14 materials most preferably comprise SiN.

Referring to Figure 3(d), following first spacer 14 formation, a higher energy ion implant is conducted to form deep source/drain regions 6.

These implants are typically carried out using a high concentration of dopant dose on the order of about  $1 \times 10^{15}$  atoms/cm<sup>2</sup> to about  $5 \times 10^{15}$  atoms/cm<sup>2</sup>, preferably about  $3 \times 10^{15}$  atoms/cm<sup>2</sup>. Implant energy is dependent on implant species and substrate; i.e., arsenic implant of a SOI CMOS substrate typically requires an implant from about 10 keV to about 20 keV. Deep source/drain regions 6 are preferably formed using a group V dopant implant, preferably arsenic because it diffuses into the substrate slowly. Group IIIA elements may also be utilized as the implant for deep source/drain 6 formation.

Following deep source/drain region 6 formation, the source/drain and gate regions are activated by activation annealing using conventional processes such as, but not limited to: rapid thermal annealing, furnace annealing or flashlamp annealing. Activation anneal is conducted at a temperature above 850°C with an optimal temperature of about 1000°C. This step of the present invention activates the dopant atoms, which changes the conductivity of the Si-containing material to which the dopants were implanted. The resultant structure produced during activation anneal is depicted in Figure 3(e).

Following activation anneal, the inventive first silicide region 11 is formed as depicted in Figure 3(f). Silicide formation typically requires depositing a metal layer onto the surface of a Si-containing material or wafer. The metal layer may be formed using a conventional process including, but not limited to: chemical vapor deposition (CVD), plasma-assisted CVD, high-density chemical vapor deposition (HDCVD), plating, sputtering, evaporation and chemical solution deposition. Metals deposited for silicide formation include Ta, Ti, W, Pt, Co, Ni, and combinations thereof, most preferably Co. Following deposition, the structure is then subjected to an annealing step using conventional processes such as, but not limited to: rapid thermal annealing. During thermal annealing, the deposited metal reacts with Si forming a metal silicide. Metal is deposited onto exposed portions of source/drain

extension regions 7 to form a metal layer with a thickness from about 2 nm to about 7 nm, preferably about 2 nm. Depositing a 2 nm thick layer of Co atop a Si-containing material forms a thin silicide layer 11 having a thickness of about 7 nm. Metal is also deposited atop the gate conductor 3 and forms a gate silicide region 4.

First silicide region 11 has a first silicide thickness  $T_1$  of about 1 nm to about 20 nm, preferably from about 2.0 nm to about 15 nm, even more preferably from about 5.0 nm to about 12.0 nm, and most preferably from about 7.0 nm to about 10.0 nm. Second silicide thickness  $T_2$  is greater than first silicide thickness  $T_1$ . The end of the first silicide region 11 closest to the channel region 9 of the device is spaced,  $w_4$ , about 2 nm to about 15 nm, preferably about 3 nm to about 10 nm, most preferably about 7 nm, from the end of the source/drain extension regions 7 abutting the channel region 9. The introduction of the low resistance first silicide region 11 into the source/drain extension region 7 in closer proximity to the channel region 9 than previously possible decreases the external resistance of the device.

Referring to Figure 3(g), second spacers 15 are formed atop thin silicide region and abutting first spacers 14. Second spacers 15 are formed using conventional deposition and etching processes that are well known in the art and have a second spacer width  $w_3$  from about 20 nm to about 90 nm, preferably from about 30 nm to about 70 nm, even more preferably from about 40 nm to about 60 nm, and most preferably 50 nm. Second spacer width  $w_3$  is greater than first spacer width  $w_2$ . Second spacer 15 may be comprised of a dielectric material such as a nitride, oxide, oxynitride, or a combination thereof. Second spacer 15 materials most preferably comprise SiN.

Following second spacer 15 formation, second silicide regions having second silicide thickness  $T_2$  are formed as depicted in Figure 3(h). Second silicide regions 12 are thicker, having a greater depth dimension from the surface of the substrate  $T_2$ , than first silicide region 11. Second silicide 12 formation requires that further metal be deposited atop exposed silicide regions not protected by first and second spacers 14, 15. First silicide region 11 is self-aligned to and protected from further metal deposition by second spacers 15. Metals deposited for second silicide 12 formation include Ta, Ti, W, Pt, Co, Ni, and combinations thereof, most preferably Co. The metal layer formed after second deposition has a thickness ranging from about 6 nm to about 10 nm.

Following deposition, the structure is then subjected to an annealing step, at a temperature of about 400°C to about 850°C using conventional processes such as, but not limited to: rapid thermal annealing. The anneal process for silicide formation is dependent on the metal utilized; i.e., for Co the first temperature for monosilicide formation is about 500°C, while the second temperature for disilicide formation is about 750°C. Following anneal, the resulting thickness **T2** of the second silicide region **12** is from about 10 nm to about 40 nm thick, preferably from about 15 nm to about 35 nm thick, more preferably from about 20 nm to about 35 nm thick, even more preferably from about 20 nm to about 30 nm thick; and most preferably about 20 nm thick. The resultant NFET comprises a second silicide region **12** and a first silicide region **11**; where the first silicide region **11** decreases the external resistance of the device and the second silicide region **12** serves as a low resistance interconnect.

Optionally, a second anneal may be conducted in order to produce a lower resistivity phase of the first and second silicide regions **11**, **12**. For example, when utilizing Ti silicides ( $TiSi_2$ ), the C49 phase of  $TiSi_2$  forms at an anneal temperature of approximately 600°C to 625°C and has a resistivity of approximately 60 to 65 micro-ohms-cm, while the C54 phase, produced after a second anneal of about 800°C or greater, has a much lower resistivity of about 10 to about 15 micro-ohms-cm.

A second embodiment of the present invention is a method for producing a low resistance PFET as depicted in Figures 4(a)-4(g). It is possible to integrate PFET production in a manner analogous to the NFET, with the exception of changing the doping materials from group V elements to group III-A elements. Alternatively, a second embodiment of the inventive method produces low resistance PFET devices utilizing a single implant to form both source/drain extensions and deep source/drain regions. Utilizing a single implant to produce both the source/drain extension and the deep source/drain regions substantially reduces encroachment of the implant elements upon the channel and the likelihood of short channel effects.

Referring to Figures 4(a)-(b), to produce PFET devices incorporating the inventive first silicide **11**, an implant to pre-dope the gate conductor **3** and only a single implant to form source/drain regions is performed. All other process steps relating to gate region **5** formation and spacer **14**, **15** formation for PFET devices are the same or similar to the process steps

for developing NFET devices incorporating the inventive first silicide **11**, as discussed above.

Referring to Figures 4(c)-(d), a single low energy implant (please enter the energy of the implant) is introduced via ion implantation to form a shallow source/drain extension **20**. Implant energies for forming source/drain regions **7** are typically: from about 1 keV to about 5 keV, preferably about 3 keV, for arsenic; from about 1 keV to about 7 keV, preferably about 4 keV, for BF<sub>2</sub>; and from about 1 keV to about 2 keV, preferably about 1 keV, for boron. Following the single low energy implant, an activation anneal is conducted at approximately 850°C, more preferably at about 1000°C as depicted in Figure 3(d). Although boron is preferred, other type III elements may be utilized for producing PFET devices.

Referring to Figure 4(e), the inventive first silicide **11** regions are formed, as described in the above method for producing NFET devices. First silicide regions **11** have a thickness **T1** of about 5 nm to about 15 nm and allow for the silicide region to be brought within 2 nm to about 15 nm, preferably about 7 nm, of the end of the shallow source/drain extension **20** abutting the channel region **9** of the device.

Referring to Figures 4(f)-(g), following first silicide formation **11**, second spacers **15** are formed atop first silicide **11** regions and second silicide **12** region formed following the same or similar process steps as described above for producing NFET devices. The resultant PFET comprises a second silicide region **12** and a first silicide region **11**; where the first silicide region **11** decreases the external resistance of the device and the second silicide region **12** serves as a low resistance interconnect.

While the present invention has been particularly shown and described with respect to preferred embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in forms and details may be made without departing from the spirit and scope of the present invention. It is therefore intended that the present invention not be limited to the exact forms and details described and illustrated, but fall within the scope of the appended claims.

CLAIMS

1. A method for forming a low resistance MOSFET device comprising the steps of:

5 forming a gate region atop a surface of a substrate;

forming first spacers having a first spacer width on sidewalls of said gate region;

10 forming first silicide regions having a first silicide thickness in said substrate as well as atop a surface of said gate region;

15 forming second spacers having a second spacer width greater than said first spacer width on said substrate, wherein said second spacers protect said first silicide region in said substrate; and

20 forming second silicide regions in said substrate and atop a surface of said gate region, wherein said second silicide regions have a thickness that is greater than said first silicide thickness

25 2. The method of Claim 1 wherein said forming of said gate region further comprises predoping of said gate region.

30 3. The method of Claim 2 wherein said predoping comprises ion implantation of a type III-A element or a type V element into said gate region.

35 4. The method of Claim 3 where predoping comprises ion implantation of phosphorus into said gate region.

5. The method of Claim 1 further comprising the step of forming source/drain extension regions following said gate region formation.

6. The method of Claim 1 further comprising the steps of forming deep source/drain regions after forming said first spacers.

7. The method of Claim 6 wherein forming said deep source/drain regions comprises ion implantation of a type III-A element or a type V element into said substrate.

8. The method of Claim 1 wherein said forming of said first silicide region comprises depositing a first metal layer upon an exposed surface of said substrate and annealing.

5 9. The method of Claim 8 where said first metal layer has a thickness from about 2 nm to about 7 nm.

10. The method of Claim 9 where said first metal layer comprises Ta, Ti, W, Pt, Co, Ni, or combinations thereof.

10 11. The method of Claim 1 wherein said first silicide region is formed in said substrate having a channel region beneath said gate region, where the distance between said silicide region and said channel region is from about 2 nm to about 15 nm.

15 12. The method of Claim 1 wherein said first silicide region is formed in said substrate having a channel region beneath said gate region, where the distance between said silicide region and said channel region is from about 3 nm to about 10 nm.

20 13. A low resistance MOSFET device comprising: a substrate having a first silicide region with a first silicide thickness and abutting a second silicide region with a second silicide thickness, wherein said second silicide thickness is greater than said first silicide thickness; a patterned gate region atop said substrate; first spacers abutting sidewalls of said pattern gate region having a first spacer width; and second spacers abutting sidewalls of said first spacers having a second spacer width that is greater than said first spacer width, wherein said second spacers are positioned atop and self aligned to said first silicide region.

25 14. The low resistance MOSFET of Claim 13 further comprising source/drain extension regions and a channel region, where said source/drain extension regions are positioned between said first silicide region and said channel region, where a dimension between said channel region and said source/drain extension regions is from about 2 nm to about 15 nm.

30 15. The low resistance MOSFET of Claim 13 further comprising source/drain extension regions and a channel region, where said source/drain extension regions are positioned between said first silicide region and said channel region, where a dimension between said channel

region and said source/drain extension regions is from about 3 nm to about 10 nm.

16. The low resistance MOSFET of Claim 13 further comprising source/drain extension regions and a channel region, where said source/drain extension regions are positioned between said first silicide region and said channel region, where dimension between said channel region and said source/drain extension regions is about 7 nm.

10 17. The low resistance MOSFET of Claim 13 wherein said first spacer width is from about 3 nm to about 40 nm.

18. The low resistance MOSFET of Claim 13 wherein said first spacer width is from about 5 nm to about 20 nm.

15 19. The low resistance MOSFET of Claim 13 wherein said first spacer width is from about 7 nm to about 15 nm.

20 20. The low resistance MOSFET of Claim 13 wherein said second spacer width is from about 20 nm to about 90 nm.

21. The low resistance MOSFET of Claim 13 wherein said second spacer width is from about 30 nm to about 70 nm.

25 22. The low resistance MOSFET of Claim 13 wherein said first silicide region has a thickness of approximately 1 nm to about 20 nm.

23. The low resistance MOSFET of Claim 13 wherein said first silicide region has a thickness of approximately 2 nm to about 15 nm.

30 24. The low resistance MOSFET of Claim 13 wherein said first silicide region has a thickness of approximately 5 nm to about 12 nm.

35 25. The low resistance MOSFET of Claim 13 wherein said second silicide region has a thickness of about 10 nm to about 40 nm.

26. The low resistance MOSFET of Claim 13 wherein said second silicide region has a thickness of about 15 nm to about 35 nm.

117




FIG. 1  
(Prior Art)




FIG. 2

277




FIG. 3a




FIG. 3b







FIG. 3c

3/7

**FIG. 3d****FIG. 3e****FIG. 3f**

417




FIG.3g




FIG.3h

5/7




FIG. 4a




FIG. 4b




FIG. 4c

6 / 7




FIG. 4d




FIG. 4e

717




FIG. 4f




FIG. 4g

# INTERNATIONAL SEARCH REPORT

International Application No  
PCT/GB2004/000928

**A. CLASSIFICATION OF SUBJECT MATTER**  
IPC 7 H01L21/336

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)  
IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 6 242 776 B1 (HORSTMANN MANFRED ET AL) 5 June 2001 (2001-06-05) column 3, line 54 -column 8, line 42; figures 4-12 ---	1-26
X	WO 02/082503 A (ADVANCED MICRO DEVICES INC) 17 October 2002 (2002-10-17) figures 9-15 ---	1-26
X	US 2002/137268 A1 (HAUSE FREDERICK N ET AL) 26 September 2002 (2002-09-26) paragraph '0025! - paragraph '0030!; figures 2B-2D ---	1-26
X	US 6 063 681 A (SON JEONG HWAN) 16 May 2000 (2000-05-16) figures 4A-4H ---	1-26
		-/-

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

° Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority, claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the International search

29 April 2004

Date of mailing of the International search report

14/05/2004

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Nesso, S

## INTERNATIONAL SEARCH REPORT

In **onal Application No**  
**PCT/GB2004/000928**

<b>C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT</b>		
<b>Category</b>	<b>Citation of document, with indication, where appropriate, of the relevant passages</b>	<b>Relevant to claim No.</b>
A	US 2002/102802 A1 (TAN CHENG C ET AL) 1 August 2002 (2002-08-01) the whole document -----	1-26
A	US 5 841 173 A (YAMASHITA KYOJI) 24 November 1998 (1998-11-24) the whole document -----	1-26

# INTERNATIONAL SEARCH REPORT

## Information on patent family members

International Application No
PCT/GB2004/000928

Patent document cited in search report	Publication date	Patent family member(s)			Publication date
US 6242776	B1 05-06-2001	US 2002175371 A1			28-11-2002
WO 02082503	A 17-10-2002	US 6441433 B1 US 6518631 B1 US 2002142524 A1 WO 02082503 A2			27-08-2002 11-02-2003 03-10-2002 17-10-2002
US 2002137268	A1 26-09-2002	TW 521332 B WO 02075781 A2			21-02-2003 26-09-2002
US 6063681	A 16-05-2000	KR 257075 B1			15-05-2000
US 2002102802	A1 01-08-2002	US 2003207565 A1			06-11-2003
US 5841173	A 24-11-1998	JP 2842842 B2 JP 9064363 A			06-01-1999 07-03-1997